1
Дмитрий
no recommendations
no complaints
Project title: Convert a function from MATHLAB to HDL Verilog
Type of cooperation: One-time project
Section: Engineering. Drawings
Prepayment: without prepayment
Payment methods: Bank transfer
Acceptance of requests: from 2026-03-19 until 2026-03-24
Type of cooperation: One-time project
Section: Engineering. Drawings
Prepayment: without prepayment
Payment methods: Bank transfer
Acceptance of requests: from 2026-03-19 until 2026-03-24
Project description:
Offering remote earnings. You need to choose one of several functions written in MATHLAB to implement in the verilog description language in CAD QUARTUS or MODELSIM.
Functions are presented in the form of blocks that simulate signal transmission in the communication channel (modulation and demodulation, QPSK modulation, etc.).
Urgent!
Offering remote earnings. You need to choose one of several functions written in MATHLAB to implement in the verilog description language in CAD QUARTUS or MODELSIM.
Functions are presented in the form of blocks that simulate signal transmission in the communication channel (modulation and demodulation, QPSK modulation, etc.).
Urgent!
